|
|
Type of Document Master's Thesis Author Moore, Branden James Author's Email Address bmoore@forkit.org URN etd-04142005-120247 Title Exploiting Large Shared On-Chip Caches for Chip Multiprocessors Degree Master of Science in Computer Science and Engineering Department Computer Science and Engineering Advisory Committee
Advisor Name Title Lambert Schaelicke Committee Chair Douglas Thain Committee Member Peter Kogge Committee Member Keywords
- merged logic and DRAM
- chip multiprocessors
- shared caches
Date of Defense 2005-04-06 Availability unrestricted Abstract Chip multiprocessors are one of several emerging architectures that address the growing processor memory performance gap. At the same time, advances in chip manufacturing enable the integration of processing logic and dense DRAM on the same die. This thesis analyzes the use of such merged DRAM as a shared cache for a large-scale chip multiprocessor. Simulation results reveal that maximizing concurrency in the cache is of paramount importance, greater even than cache hit rate. Concurrency is achieved through ports gained from creating a multi-banked cache, and multiple paths to main memory. Results demonstrate that maximizing the number of cache banks is the most important design goal, followed by providing adequate associativity to minimize miss rates. Furthermore, the optimal cache block size is heavily dependent on the workload. The off-chip memory organization impacts performance to a lesser degree, with providing multiple paths to memory outperforming a wider memory bus.
Files
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access MooreB042005.pdf 397.20 Kb 00:01:50 00:00:56 00:00:49 00:00:24 00:00:02