|
|
Type of Document Master's Thesis Author Kang, Edward Kyung-Hoon Author's Email Address sonoronos@yahoo.com URN etd-12032003-113051 Title DESIGN AND IMPLEMENTATION OF A MULTITHREADED, WIDE WORD OPERATION, PROCESSING IN MEMORY ARCHITECTURE Degree Master of Science in Computer Science and Engineering Department Computer Science and Engineering Advisory Committee
Advisor Name Title Jay Brockman Committee Chair Gregory Madey Committee Member Lambert Schaelicke Committee Member Keywords
- DESIGN AND IMPLEMENTATION
- MULTITHREADED
- WIDE WORD
- PROCESSING IN MEMORY
- ARCHITECTURE
- PIM
- VHDL
- MEMORY
- COMPUTER
- CPU
Date of Defense 2003-11-24 Availability unrestricted Abstract Supercomputers have grown in power in the last 30 years. The Cray-1 in 1976 produced 133 MegaFLOPs. The Earth Simulator in 2002 produces 35.860 TeraFLOPs. This is a speedup of 269,624 times in 26 years. To keep up this growth in computing power, new discoveries in semiconductor technology, processor architecture, operating systems, and programming models must be made. Processing-In-Memory (PIM) is one concept towards that goal. By supporting fine-grained multithreading, a message passing system, and taking advantage of computing at the memory sense-amps, a framework is laid for future research into a scalable supercomputer with multiple-PetaFLOPs peak performance.
This thesis presents one possible implementation of a PIM device. This includes a history of Dataflow and multithreaded machines, how it applies to the PIMLite processor, a description of the PIMLite Instruction Set Architecture, and also state diagrams and source code in VHDL.
Files
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access KangEK12112004.pdf 539.77 Kb 00:02:29 00:01:17 00:01:07 00:00:33 00:00:02